


Block diagram of the PLL7SLIBE circuit. An OFF-CHIP REFERENCE CLOCK input is connected to the REFCLK input (109). The circuit outputs four signals: PLLOUTA (101), PLLOUTB (102), PLLOUTC (103), and BUFREFCLK (105).

Block diagram of PLL7SLIB1. The input is ON-CHIP REFERENCE CLOCK, which connects to REFCLK (119). The outputs are PLLOUTA (111), PLLOUTB (112), PLLOUTC (113), and BUFREFCLK (115).

PLL7SLIBI
PRIOR ART
FIGURE 1B



PLL LOW-LEVEL BLOCK DIAGRAM
PRIOR ART
FIGURE 1C




FIGURE 2




FIGURE 3A




FIGURE 3B